drag to orbit · scroll to zoom · right-drag to pan
Initializing reflectarray…
Vantage Echo
W-band reflective tile. Each cell is a grounded patch with a single PIN diode; a 1-bit phase code across the array redirects an incident wave to any angle without a feed network.
Frequency tier
Tier sets the array size and λ/2 cell pitch (grating-lobe-free across the full steering range).
Substrate
Reflection
Beam
–
Peak gain
–
Beamwidth
–
Peak sidelobe
–
Scan loss
–
Substrate loss
–
Realized θ / φ
–
Diodes on
Diode pattern
Activated cells (green = diode on)
Principal-plane cut · dB vs θ
Fidelity
1-bit cells carry a real reflection coefficient (±1), so the pattern is
symmetric: a mirror lobe appears at −θ. Higher bit-depth or an offset
bias suppresses it. The clean design lobe assumes the continuous phase target.
Measured FDTD on the 5 GHz FR4 coupon: the diode-slot coupling is weak, so the
1-bit ON/OFF phase swing is only ~2.6° (not 180°) — ~0 useful bits, and
no real steered beam forms. The lobe in design mode is the reflectarray design
target; closing the coupling gap is the production work. (Only the 5 GHz coupon
is characterized; 60/77/140 GHz tiers are design-model.)
Design model: ideal 1-bit reflectarray (0 / 180° cells), real array-factor
physics. Grating-lobe-free at λ/2 pitch.